View KS0071B_290596.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
INTRODUCTION
The KS0071B is a dot matrix LCD controller & driver LSI which is fabricated by low power CMOS technology, designed to drive a split screen dot matrix LCD display of 1 line 24 characters or 2 line 24 characters with 57 dots format.
FEATURES * * *
Character type dot matrix single chip LCD controller & driver
High voltage LCD driver 32 common and 60 segment signal output. Easy interface with a 4 bit or 8 bit MPU. * Internal memory -. Character generator ROM : 8400bits ( 240 characters for 57 dots ) -. Character generator RAM : 512 bits ( 8 patterns for 57 dots ) -. Display data RAM : 640 bits ( 808 bits for 80 characters ) * Maximum display characters -. 1 line, 1/16 duty, 57 dots + cursor, 24 characters. -. 2 line, 1/32 duty, 57 dots + cursor, 24 characters .
* A customer character pattern can be programmable by mask option. *. The special character pattern can be programmable by character generator RAM directly. * It is possible to read both character generator and display data RAM from MPU. * Useful 11 code instruction set * Automatic power on reset function * On chip generation of LCD supply voltage from voltage doubler ( external supply also possible ) *.Voltage doubler generates about double from single power supply ( 5V) * High contrast display can be performed though the simple power supply circuits. * On chip oscillator requires external resistor ( external clock also possible ) * Power supply voltage: +5V10%, +3V20% * Supply voltage for display: -5V
* Package outline: 118 TAB or bare chip available.
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
BLOCK DIAGRAM
Parallel/ serial data Conversion circuit 5 5 60 Busy flag Character generator ROM (CG ROM) 9600 bits Character generator RAM (CG RAM) 512 bits Cursor blink control circuit
60 bit shift register
DB0~DB3 4 DB4~DB7 4 Input output buffer 8 Data register (DR) 7
7 8 7 8 60 8 Display data RAM (DD RAM) 640 bits 60 bit latch circuit Segment signal driver
60
60 Segment Signal ( S1 ~ S 60 )
R/W RS E
8
Instruction register (IR) 7
8
Instruction decoder Address counter Timing generation circuit 32 bit shift register 32 Common signal driver 32 Common Signal ( C 1 ~ C 32 )
VDD V1 V2 V3 V4 V5 VSS
VDD V1 V2 V3 V4 V5 VSS
Voltage doubler
RC oscillator
VCI
C1 C2
V5OUT
OSC1
OSC2
T1
T2
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD DIAGRAM
SEG44 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 SEG43 SEG42 SEG41 SEG40 SEG39 SEG38 SEG37 SEG36 SEG35 SEG34 SEG33 SEG32 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17
118 117
116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100
99 98 97 96 95 94 93 92 91 90 89 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11 SEG10 SEG9 SEG8 SEG7 SEG6 SEG5 SEG4 SEG3 SEG2 SEG1 C0M1 C0M2 C0M3 C0M4 C0M5 C0M6 C0M7 C0M8 C0M17 C0M18 C0M19 C0M20 C0M21 C0M22 C0M23 C0M24
SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM25 COM26 COM27 COM28 COM29 COM30 COM31 COM32
KS0071B KS0071
88 87 86 85 84 83 82 81 80 79 78
Y X ( 0.0 ) CHIP SIZE : 3920 5080 PAD SIZE : 100 100 UNIT :
77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59
* * "KS0071"Marking : easy to to find the PAD No. 95 "KS0071B" Marking : easy find PAD No. 95
VSS
OSC1
OSC2
V1
V2
V3
V4
V5
V5OUT
C1
C2
VCI
VDD
RS
RW
E
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
T2
T1
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD LOCATION
PAD NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 PAD Name SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG54 SEG55 SEG56 SEG57 SEG58 SEG59 SEG60 COM9 COM10 COM11 COM12 COM13 COM14 COM15 COM16 COM25 COM26 COM27 COM28 COM29 COM30 COM31 COM32 Coordinate X -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 -1794 Y 2170 2030 1890 1750 1610 1470 1330 1190 1050 910 770 630 490 350 210 70 -70 -210 -350 -490 -630 -770 -910 PAD NO. 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 PAD Name Coordinate X Y PAD NO. 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 PAD Name Coordinate X Y -1330 -1190 -1050 -910 -770 -630 -490 -350 -210 -70 70 210 350 490 630 770 910 1050 1190 1330 1470 1610 1750 1890 2030 2170 2374 2374 2374 2374 2374 2374 PAD NO. 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 PAD Name SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31
UNIT :( ) Coordinate X 936 811 686 561 436 311 186 61 -64 Y 2374 2374 2374 2374 2374 2374 2374 2374 2374
VSS -1564.5 -2374 OSC1 -1437.5 -2374 OSC2 -1312.5 -2374 V1 V2 V3 V4 V5 -1187.5 -2374 -1062.5 -2374 -937.5 -2374 -812.5 -2374 -687.5 -2374
COM18 1794 COM17 1794 COM8 1794 COM7 1794 COM6 1794 COM5 1794 COM4 1794 COM3 1794 COM2 1794 COM1 1794 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 1794 1794 1794 1794 1794 1794 1794 1794 1794
V5OUT -562.5 -2374 C1 C2 VCI VDD RS RW E DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 T2 T1 -437.5 -2374 -312.5 -2374 -187.5 -2374 -62.5 62.5 187.5 312.5 437.5 562.5 687.5 812.5 937.5 -2374 -2374 -2374 -2374 -2374 -2374 -2374 -2374 -2374
SEG32 -189 2374 SEG33 -314 2374 SEG34 -439 2374 SEG35 -564 2374 SEG36 -689 2374 SEG37 -814 2374 SEG38 - 939 2374 SEG39 -1064 2374 SEG40 -1189 2374 SEG41 -1314 2374 SEG42 -1439 2374 SEG43 -1564 2374 SEG44 -1689 2374
SEG10 1794 SEG11 1794 SEG12 1794 SEG13 1794 SEG14 1794 SEG15 1794 SEG16 1794 SEG17 1686 SEG18 1561 SEG19 1436 SEG20 1311 SEG21 1186 SEG22 1061
1062.5 -2374 1187.5 -2374 1312.5 -2374 1437.5 -2374 1562.5 -2374 -2170 -2030 -1890 -1750 -1610 -1470
-1794 -1050 -1794 -1190 -1794 -1330 -1794 -1470 -1794 -1610 -1794 -1750 -1794 -1890 -1794 -2030 -1794 -2170
COM24 1794 COM23 1794 COM22 1794 COM21 1794 COM20 1794 COM19 1794
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
PAD DESCRIPTION
PAD ( No.) VDD ( 45 ) VSS ( 33 ) OSC1 ( 34 ) OSC2 ( 35 ) E (48) R/W ( 47 ) NAME Power Supply Oscillator I/O Input Input output Input Input Description For logical circuit (+5V10%,+3V20%) 0V (GND) OSC1 and OSC2 pin should be connected to external Rf resistor for internal oscillator. External clock can be input to OSC1. Start enable signal to read or write the data R/W signal input is used to select the read/write mode High Low RS ( 46 ) Register select Input Register select input. High Low Data register (for read and write) Instruction register (for write) busy flag, address counter (for read) MPU Read mode Write mode MPU Interface Power supply Resistor or external clock MPU MPU
Enable Read / write
DB0 ~ DB7 ( 49 ~ 56 )
Data interface
Input/ output
VCI ( 44 ) C1 ( 42 ) C2 ( 43 )
Voltage doubler output Capacitor
Input Input
V5OUT ( 41 ) V1,V2,V3,V4,V5 ( 36 ~ 40 ) S1 ~ S44 ( 75~118) S45 ~ S60 (1 ~ 16 ) C1 ~ C8 (74 ~ 67) C9 ~ C16 (17~24) C17 ~ C24 (66~59) C25 ~ C32 (25~32) T1(58),T2(57)
Voltage doubler output LCD supply Voltage Segment output Common output
Output Input Output Output
Used for data transfer between the MPU and KS0071B, These terminals are for data bus with bidirectional three-state. lower 4 bit (DB0 ~ DB3) are not used during 4 bit operation (DB7 can be used as a busy flag. ) Input terminal for voltage doubler. (normally VCI=VDD) Capacitor for voltage doubler connecting terminal (+). Capacitor for voltage doubler connecting terminal(-). Voltage doubler output terminal connected to LCD supply voltage Bias voltage level for LCD driving Segment signal output for LCD driving Common signal output for LCD driving
Power supply Capacitor
V5 Divide resistor LCD LCD
Test pin
Input
Maker testing terminal (normally open)
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
MAXIMUM ABSOLUTE LIMIT
Description Operating Voltage Driver Supply Voltage Input Voltage Power Dissipation Operating Temperature Storage Temperature Symbol VDD V1 ~ V5 VIN PD TOPR TSTG Value - 0.3 ~ + 7.0 VDD- 13.5 ~ VDD + 0.3 - 0.3 ~ VDD + 0.3 500 - 30 ~ + 85 - 55 ~ + 125 Unit mW
. Voltage greater than above may damage the circuit . The voltage relation : VDDVCIV5V5OUT, VDDVSSV5OUT, VSS = 0V
ELECTRICAL CHARACTERISTICS DC Characteristics
Characteristic Operating voltage Supply current (*1) Symbol VDD IDD
Input voltage 1 Input voltage 2 Output voltage 1 Output voltage 2 Voltage drop (*2) Input Leakage Current Low Input Current
High Low High Low High Low High Low COM SEG
VIH1 VIL1 VIH2 VIL2 VOH1 VOL1 VOH2 VOL2 VdCOM VdSEG IIL1 IIL2 IIN fIc fEC duty tr, tf V5OUT
Internal Frequency (*3) External Frequency clock Duty (*4) Rise, Fall Voltage Output Voltage doubler Voltage (*5) conv. rate Input Voltage LCD driving voltage(*6)
( VDD = +5V10%, VSS = 0V, Ta = -30 ~ +85 ) Condition Min Typ Max Unit Applicable pin 4.5 5.0 5.5 V Internal oscillation or 0.6 1.0 mA external clock VDD=5V fOSC=270KHz 2.3 VDD E, DB0 ~ DB7, 0.8 V R/W, RS VDD-1 VDD OSC1 1.0 IOH=-0.205mA 2.4 DB0 ~ DB7 IOL=1.6mA 0.4 V IO=-40uA 0.9VDD OSC2 IO=40uA 0.1VDD 1 V COM1 ~ COM32 IO=0.1mA 1 SEG1 ~ SEG60 VIN=0V or VDD -1 1 E VIN=VDD -5 5 uA RS, R/W, DB0~DB7 VIN=0V, VDD=5V -50 -125 -250 (Test pull up R) 190 270 350 KHz OSC1,OSC2 Rf=91k2% 160 250 350 OSC1 45 50 55 % 0.2 -2.8 -3.9 V V5OUT IOUT=5mA, Ta=25 IOUT=1mA, Ta=25 RL= VLCD-V5 1/5 bias 1/6.7 bias -4.5 95 2.5 3.0 3.0 -4.7 99.9 5.5 13.5 13.5
VEF VCI VLCD
% V V
VCI V1~V5
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
DC Characteristics (continued) Characteristic Operating Voltage Supply Current (*1) Symbol VDD IDD Condition Internal oscillation or external clock VDD=3V fOSC=240 KHz IOH=-0.205mA IOL=1.6mA IO=-40uA IO=40uA IO=0.1mA VIN=0V or VDD VIN=VDD VIN=0V, VDD=3V (Test pull up R) Rf=91k2% IOUT=1mA, Ta=25 RL= VDD - V5
( VDD = +3V20%, VSS = 0V, Ta = -30 ~ +85 ) Min 2.4 Typ 3.0 0.2 Max 3.6 0.3 Unit V mA Applicable pin
Input Voltage 1 Input Voltage 2 Output Voltage 1 Output Voltage 2 Voltage Drop (*2) Input Leakage Current Input Low Current
High Low High Low High Low High Low COM SEG
VIH1 VIL1 VIH2 VIL2 VOH1 VOL1 VOH2 VOL2 VdCOM VdSEG IIL1 IIL2 IIN fic V5OUT VEF VCI VLCD
0.8VDD VDD-1 2.0 0.9VDD -1 -5 -10 160 -2.5 95 1.8 3.0
-25 240 -2.75 99.9 -
VDD 0.2VDD VDD 1.0 0.5 0.1VDD 1 1 1 5 -50 320 VDD 12
V
E, DB0 ~ DB7, R/W, RS OSC1 DB0 ~ DB7
V OSC2 V uA COM1 ~ COM32 SEG1 ~ SEG60 E RS, R/W, DB0~DB7
Internal Clock Frequency (*3) Voltage Output doubler Voltage (*5) Voltage conv. rate Input voltage LCD driving voltage(*6)
KHz V % V
OSC1,OSC2 V5OUT
VCI V1~V5
NOTE: *1) Applies to the current value flowing through VDD under the following conditions ( all input level must be fixed to `H' or `L' ) * 2) Applies to COM voltage DROP (Vdcom ) occurring from terminals VDD, V1,V4 and V5 to each common terminal ( COM1 ~ COM32 ), and also to SEG voltage drop ( VdSEG) occurring from terminals VDD, V2,V3 and V5 to each segment terminal ( SEG1 ~ SEG60). * 3) Internal clock * 4) External clock
OSC1
Clock Open
OSC1
Rf = 91 2%
OSC2 OSC2
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
* 4) Voltage doubler measuring circuit
* 5) Supply current measuring circuit
+ 5V
A
+ 5V
VDD
VC1 C1 C2 +
+ 4.7uF A
10uF + (4.7uF)
VDD RS,RW DB0-7 (*3, *4) OSC1 OSC1
VCI
+ + 4.7uF
C1 C2 V5
VSS
V5OUT -
RL = 10 (3)
E VSS
V5OUT 10uF +
0V ( ) = + 3V Operation
* 6) LCD driving voltage V1, V2, V3,V4, V5 ( VLCD = VDD - V5 )
Power
Duty Bias
1/16 duty 1/5 bias VDD VDD-(1/5) VLCD VDD-(2/5) VLCD VDD-(3/5) VLCD VDD-(4/5) VLCD VDD-VLCD
1/32 duty 1/6.7 bias VDD VDD-(1/6.7) VLCD VDD-(2/6.7) VLCD VDD-(4.7/6.7) VLCD VDD-(5.7/6.7) VLCD VDD-VLCD
VDD (COM / SEG select voltage) V1 (COM non select voltage) V2 (SEG non select voltage) V3 ( SEG non select voltage) V4 (COM non select voltage) V5 (COM / SEG select voltage)
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
AC Characteristics
(1) Write mode Description Cycle Time Rise Time / Fall Time Pulse Width ( High, Low ) R/W and RS Set-Up Time R/W and RS Hold Time Data Set-Up Time Data Hold Time Symbol tc tR, tF tW tSU1 tH1 tSU2 tH2 Min 500 220 40 10 60 10 ( VDD = 5V10%, VSS = 0V , Ta = -30 ~ +85 Typ Max 20 Unit ns ns ns ns ns ns ns
)
Test Pin E E E R/W, RS R/W, RS DB0 ~ DB7 DB0 ~ DB7
Description Cycle Time Rise Time / Fall Time Pulse Width ( High, Low ) R/W And RS Set-Up Time R/W And RS Hold Time Data Set-Up Time Data Hold Time
Symbol tC tR, tF tW tSU1 tH1 tSU2 tH2
Min 1400 500 70 10 195 10
( VDD = 3V20%, VSS = 0V , Ta = -30 ~ +85 ) Typ Max Unit Test Pin ns E 20 ns E ns E ns R/W, RS ns R/W, RS ns DB0 ~ DB7 ns DB0 ~ DB7
RS
VIH1 VIL1 tsu1
VIH1 VIL1 tH1 VIL1 tw tH1 tF VIH1 VIL1 tR VIH1 VIL1 tsu2 tH2 VIL1
R/W
VIL1
E
DB0 ~DB7
VIH1 VIL1
Valid data tc
VIH1 VIL1
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
(2) Read mode Description E Cycle Time Rise Time / Fall Time E Pulse Width R/W And RS Set-Up Time R/W And RS Hold Time Data Output Delay Time Data Hold Time Symbol tC tR, tF tW tSU tH tD tDH Min 500 220 40 10 10
( VDD = 5V10%, VSS = 0V , Ta = -30 ~ +85 Typ Max 20 120 Unit ns ns ns ns ns ns ns
)
Test Pin E E E R/W, RS R/W, RS DB0 ~ DB7 DB0 ~ DB7
Description E Cycle Time Rise Time / Fall Time E Pulse Width R/W And RS Set-Up Time R/W And RS Hold Time Data output Delay Time Data Hold Time
Symbol tC tR, tF tW tSU tH tD tDH
Min 1400 500 70 10 20
( VDD = 3V20%, VSS = 0V , Ta = -30 ~ +85 ) Typ Max Unit Test Pin ns E 20 ns E ns E ns R/W, RS ns R/W, RS 600 ns DB0 ~ DB7 ns DB0 ~ DB7
RS
VIH1 VIL1 tsu1
VIH1 VIL1 tH VIH1
R/W tw tH
tF VIH1 VIL1 E tR tD VIH1 VIL1 VIL1 tDH VIL1
DB0 ~DB7
Valid data tc
VIH1 VIL1
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
CONTROL and DISPLAY COMMAND
Command Display clear Return home RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 L L L L L L L L L L L L L L L L L H H X Execution time fOSC=250KHz 1.64mS 1.64mS Remark
Entry mode set
L
L
L
L
L
L
L
H
I/D
SH
40uS
Cursor move to first digit I/D: Set cursor move direction I/D H Increase L Decrease SH: Specifies shift of display SH H Display is shifted L Display is not shifted Display D Cursor H Display on L Display off
Display on/off
L
L
L
L
L
L
H
D
C
B
40uS
C
H Cursor on L Cursor off
Blinking B H Blinking on L Blinking off S/C H Display shift L Cursor move Shift L L L L L H S/C R/L X X 40uS R/L H Right shift L Left shift DL Set function L L L L H DL N X X X 40uS N H 8 bits interface L 4 bits interface H 2 line display L 1line display
Set CG RAM address Set DD RAM address
L
L
L
H
CG RAM address (corresponds to cursor address) DD RAM address
40uS
CG RAM data is sent and received after this setting DD RAM data is sent and received after this setting BF H Busy L Ready
L
L
H
40uS
Read busy flag & address
L
H
BF
Address counter used for both DD & CG RAM address
0uS
- Reads BF indication internal operating performed - Reads address counter contents Write data into DD or CG RAM Read data into DD or CG RAM
Write data Read data
H H
L H
Write data Read data
46uS 46uS
x : don't care
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
DISPLAY MODE DESCRIPTION
1) 1 Line Max. 24 character display ( function set N=L ) * Normal DDRAM( HEX) line
1 00 2 01 3 02 4 5 03 6 04 7 05 8 9 06 10 11 12 13 14 07 08 09 0A 15 16 17 18 19 0B 0C 0D 0E 20 21 22 23 24 0F 10 11 12 13 14 15 16 17 display position (DEC) DDRAM address (HEX)
* Shift left [00-4F] 1line 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 DDRAM address (HEX)
* Shift right [00-4F] 1line 4F 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 DDRAM address (HEX)
2) 2 Line Max. 24 character display ( function set N=H ) * Normal DDRAM( HEX) line
1
2
3
4
5
6
7
8
9
10 11 12 13 14
15 16 17 18 19
20 21 22 23 24
[00~27] 1line 00 40 01 41 02 42 03 43 04 44 05 45 06 46 07 47 08 48 09 49 0A 4A 0B 4B 0C 4C 0D 4D 0E 4E 0F 4F 10 50 11 51 12 52 13 53 14 54 15 55 16 56 17 57
display position (DEC)
DDRAM address (HEX)
[40~67] 1line * Shift left
[00~27] 1line 01 41 02 42 03 43 04 44 05 45 06 46 07 47 08 48 09 49 0A 4A 0B 4B 0C 4C 0D 4D 0E 4E 0F 4F 10 50 11 51 12 52 13 53 14 54 15 55 16 56 17 57 18 58 DDRAM address (HEX)
[40~67] 1line
* Shift right [00~27] 1line 27 67 00 40 01 42 02 41 03 43 04 44 05 45 06 46 07 47 08 48 09 49 0A 4A 0B 4B 0C 4C 0D 4D 0E 4E 0F 4F 10 50 11 51 12 52 13 53 14 54 15 55 16 56
DDRAM address (HEX)
[40~67] 1line
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
3) RELATION BETWEEN OSCILLATION FREQUENCY and LCD FRAME FREQUENCY a) 1/16 duty
120 clock COM1 VDD V1 V2 V3 V4 V5 ........ ........ 1 2 3 ........ 14 15 16 1 2 3 ........ 14 15 16 1
1 frame
1 frame
* One clock = 4 ( Fosc = 250 kHz ) * Latch clock = 120 clock = 4 120 = 480 , Frequency = 2.08 kHz * One frame = 4 120 16 = 7,680 = 7.68 ms * Frame frequency = 1/7.68ms = 130.2 Hz
b) 1/32 duty
120 clock COM1 VDD V1 V2 V3 V4 V5 1 frame 1 frame ........ ........ 1 2 3 ........ 30 31 32 1 2 3 ........ 30 31 32 1
* One clock = 4 ( Fosc = 250 kHz ) * Latch clock = 120 clock = 4 120 = 480 , Frequency = 2.08 kHz * One frame = 4 120 32 = 15,360 = 15.36 ms * Frame frequency = 1/15.36 ms = 65.1 Hz
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
APPLICATION INFORMATION
1) LCD panel: 24 character 1 line character format: 57 dots + cursor line ( 1/5 bias, 1/16 duty )
C16 C15 C14 C13 C12 C11 C10 C9
KS0071B C1 C2 C3 C4 C5 C6 C7 C8
S1 S2 S3 S4 S5. . . S60
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) LCD panel: 24 character 2 line character format: 57 dots + cursor line ( 1/6.7 bias, 1/32 duty )
C 16 C 15 C 14 C 13 C 12 C 11 C 10 C9
C1 C2 C3 C4 C5 C6 C7 K S0071B C8 C 17 C 18 C 19 C 20 C 21 C 22 C 23 C 24 S1 S2 S3 S4 S5 . . S60 C 32 C 31 C 30 C 29 C 28 C 27 C 26 C 25
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
APPLICATION CIRCUIT
1) LCD driving voltage is generated by KS0071B ( voltage doubler )
( 1/6.7 bias, 1/32 duty )
VD D
VD D R R V2 2.7R Bright control V3 R V4 R V5 V5O UT 10uF V1
C1 6
C9
C1
K S0071B
+
+ -
VC I C8 VSS C1 7 LC D Panel (24 C H 2 line)
+ 4.7uF -
C1
C2 O SC1 Rf = 91 2% O SC2 O pen T1, T 2 C2 4
S1 RS RW MPU E DB 0 . . . DB 7
. . .
S60 C3 2
C2 5
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
2) LCD driving voltage is supplied from external power supply
( 1/6.7 bias, 1/32 duty ) VDD
VDD R R V2 2.7R V3 R V4 R V5 Bright control V1
C16
C9
C1
KS0071B
V5OUT VSS C8 LCD Panel (24 CH 2 line) VDD Open Open VCI C1 C2 C17
OSC1 Rf = 912% OSC2 Open T1, T2 C24
S1 RS RW MPU E DB0 . . . DB7
. . .
S60 C32
C25
KS0071B
32COM/60SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
Standard Character Pattern (KS0071B-00)

▲Up To Search▲

Price & Availability of KS0071B

	To Download KS0071B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .